WHAT IS CLAIMED IS:

). 2 | 3 | 4

1

5

7

N.

1

1. A method comprising:

generating event siqqnals;

storing the event ϕ ignals in a holding circuit;

producing response signals in a device under test (DUT)

in response to the event signals; and

6 evaluating the puT based on the response signals from the

DUT and stored even signals received from the holding circuit

and.

D².

2. The method of claim 1 comprising:

generating trigger signals; and

synchronizing each trigger signal with an event signal such that the trigger signal occurs between a rising edge of the event signal and a falling edge of the event signal.

- 3. The method of claim 1 comprising:
- 2 continuing to store an initial state of each event signal
- 3 in the holding circuit after transition of the event signal to
- 4 a subsequent state.
- 1 4. The method of claim 3 comprising:
- applying a reset signal to the holding circuit.
- 1 5. The method of claim 1 wherein a minimum width of the
- event-signal is 25 nano-seconds.

- The method of claim 2 wherein a rising-edge of the event-1
- signal is in the range of 45 pico-seconds to 200 pico-seconds. 2
- 7. An apparatus comprising: 1
- a driving circuit including an input and an output; 2
- a first conductor including a first end and a second end; 3
- a first input port for receiving a trigger signal coupled 4
- to the input of the driving circuit; 5
 - a second input port for redeiving an event signal coupled to the first end of the first conductor;

an output port for outputting a hold signal coupled to the second end of the first conductor; and

a second conductor, having an impedance higher than an impedance of the first conductor, and coupled between the output of the driving circuit and a connection point on the first conductor.

- The apparatus of claim 7 wherein the first conductor 1
- includes a low impedance microstrip. 2
- The apparatus of claim 7 wherein the second conductor 1
- includes a high impedance microstrip having an impedance
- higher than an impedance of the first conductor. 3
- The apparatus of claim 7, wherein the driving circuit 1
- comprises: 2

6

- a third conductor, having a first end coupled to the
- 4 first input port for matching the impedance of the trigger
- 5 signal;

1 0 m 1 m

114 (J)

The same of the sa

- a matching circuit coupled to a second end of the third
- 7 conductor for matching the level of the trigger signal to the
- 8 driving circuit;
- a sequential logic circuit, having an input coupled to an
- output of the matching circuit, for holding a signal
 - corresponding to the state of the trigger signal; and
 - a buffer circuit having an enable input coupled to an output of the sequential logic circuit and having an output coupled to the output of the driving circuit.
 - 11. The apparatus of claim 10 wherein the third conductor includes a low impedance microstrip.
 - 12. The apparatus of claim 10 wherein the sequential logic
- circuit comprises a flip-flop.
- 1 13. The apparatus of claim 10 wherein the buffer circuit
- comprises a tri-state-buffer.
- 1 14. The apparatus of claim 10 wherein the matching circuit
- 2 comprises a voltage divider.
- 1 15. The apparatus of claim 10 comprising a reset switch
- 2 circuit coupled to a reset input of the sequential logic

- 3 circuit for resetting the output of the sequential logic
- 4 circuit.
- 1 16. A system comprising:
- a signal source for generating event signals and trigger
- 3 signals;

A)

l⇒. 3

- a holding circuit for receiving the event signals and
- trigger signals, and for capturing the event signals;
 - a device under test (DUT) for producing response signals in response to the event signals; and
 - a measuring device for evaluating the DUT based on the response signals from the DUT and captured event signals from the holding circuit.
 - 17. The system of claim 16 wherein each trigger signal is synchronized with an event signal such that the trigger signal occurs between a rising edge of the event signal and a falling edge of the event signal.
- 1 18. The system of claim 16 wherein the initial state of each
- 2 event signal is stored in the holding circuit after transition
- of the event signal to a subsequent state.
- 1 19. The system of claim 16 wherein the holding circuit
- 2 comprises:
- a driving circuit including an input and an output;

- a first conductor including a first send and a second
- 5 end;

113 113

14

115

Ü

- a first input port for receiving a trigger signal coupled
- 7 to the input of the driving circuit;
- a second input port for receiving an event signal coupled
- 9 to the first end of the first conductor;
- an output port for outputting a hold signal coupled to
- the second end of the first conductor; and
 - a second conductor, having an impedance higher than an impedance of the first conductor, and coupled between the output of the driving circuit and a connection point on the first conductor.
 - 20. The system of claim 19 wherein the first conductor includes a low impedance microstrip.
 - 21. The system of claim 19 wherein the second conductor
- 2 includes a high impedance microstrip having an impedance
- 3 greater than an impedance of the first conductor.
- 1 22. The system of claim 19, the driving circuit comprising:
- a third conductor, having a first end coupled to the
- 3 first input port for matching the impedance of the trigger
- 4 signal;

- a matching circuit coupled to a second end of the third
- 6 conductor for matching the level of the trigger signal to the
- 7 driving circuit;

1 12 12

T Z

[=÷

- a sequential logic circuit, having an input coupled to an
- 9 output of the matching circuit, for holding a signal
- 10 corresponding to the state of the trigger signal; and
- a buffer circuit having an enable input coupled to an
- output of the sequential logic circuit and having an output
- coupled to the output of the driving circuit.
 - 23. The system of claim 21 wherein the third conductor includes a low impedance microstrip.
 - 24. The system of claim 21 wherein the sequential logic circuit comprises a flip-flop.
 - 25. The system of claim 21 wherein the buffer circuit
- comprises a tri-state-buffer.
- 1 26. The system of claim 21 wherein the matching circuit
- comprises a voltage divider.
- 1 27. The system of claim 21 comprising a reset switch circuit
- 2 coupled to a reset input of the sequential logic circuit for
- 3 resetting the output of the sequential logic circuit.